The webcam shows the FAIR construction site from top of the Target Hall located in the east of the GSI premises (updating every 15 minutes).

*The graphical material displayed on this page, provided by the FAIR webcam, is property of the FAIR GmbH. Any publication within alien media requires the permission by the FAIR GmbH.

Status of ITEP supercomputer
Date March 2017

CPU Time

27878 days








All-Russian Education and Methodology Seminar

on designing analog-digital (mixed-mode) ICs

October 10-14, 2011

Dear colleagues!


By this first circular it is our pleasure to announce the organization of the Seminar, that will be held in Moscow Engineering Physics Institute (State University) (MEPhI) from October 10th to 14th, 2011.


The seminar has been held by NNRI MEPhI, sponsored and participated by the Cadence Design Systems Co ( and the FAIR-Russia Research Center (FRRC,


The aim of the Seminar is to acquaint the participants with the methodology of designing mixed-mode (analog-digital) ICs, developed by Cadence, and to conduct practical master classes in order to popularize CAD among the high-tech enterprises of Russian industry. Priority will be rendered to the enterprises of the State Atomic Energy Corporation ROSATOM, implementing large-scale projects, as those at the international FAIR accelerator (


From the viewpoint of qualification level the Seminar may be split into two sub-events. The first one is destined to overview the advanced means of designing mixed-mode ICs and oriented forward an export (advanced) level of designers. The second one is destined to expound the basic principles, used at IC design, and will be useful for a wide range of novice specialists, desiring to master typical design routes. It will include both a presentation and practical hands-on (in the form of lab works) components.


An important part of the Seminar will consist of the thematic lectures of well-known invited scientists from CERN (Geneva), GSI (Darmstadt), AGH (Krakow), reflecting the last achievements in the fields of implementing and introducing complex ASICs.


General information:


Address of NNRI MEPhI: 115409, Moscow, Kashirskoe shosse, 31.

Place of holding the seminar:

Presentations and lectures – main building, large conference hall;

Laboratory works – computer lab B-315 at the premises of Electronics department.


No organization fees are stipulated.


The basic language of the seminar is Russian. Some presentations of foreign specialists will be in English with a simultaneous interpretation to Russian.


The detailed information about the Seminar is on the site:

Registration for the Seminar will be implemented during the period from August 10 to September 30, 2011 through the web-page of the Seminar.



Secretary in charge – Associate professor of the Electronics department Eduard V. Atkin

Phone: +7 (495) 324-25-97

E-mail of organizing committee:  This e-mail address is being protected from spambots. You need JavaScript enabled to view it.